View HT1626_329921.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

RAM Mapping 4816 LCD Controller for I/O mC
Features
* * * * * * * * * *
HT1626
Operating voltage: 2.7V~5.2V Built-in RC oscillator External 32.768kHz crystal or 32kHz frequency source input 1/5 bias, 1/16 duty, frame frequency is 64Hz Max. 4816 patterns, 16 commons, 48 segments Built-in internal resistor type bias generator 3-wire serial interface 8 kinds of time base/WDT selection Time base or WDT overflow output Built-in LCD display RAM
* * * * * * * *
R/W address auto increment Two selection buzzer frequencies (2kHz/4kHz) Power down command reduces power consumption Software configuration feature Data mode and Command mode instructions Three data accessing modes VLCD pin to adjust LCD operating voltage Cascade application
General Description
HT1626 is a peripheral device specially designed for I/O type mC used to expand the display capability. The max. display segment of the device are 768 patterns (4816). It also supports serial interface, buzzer sound, Watchdog Timer or time base timer functions. The H T 1 6 2 6 i s a m em or y m a p p i ng a n d multi-function LCD controller. The software configuration feature of the HT1626 make it suitable for multiple LCD applications including LCD modules and display subsystems. Only three lines are required for the interface between the host controller and the HT1626. The HT162X series have many kinds of products that match various applications.
Selection Table
HT162X COM SEG Built-in Osc. Crystal Osc. O HT1620 HT1621 HT1622 HT16220 HT1623 HT1625 HT1626 HT1627 HT16270 4 32 4 32 O O 8 32 O O 8 32 8 48 O O 8 64 O O 16 48 O O 16 64 O O 16 64
1
April 21, 2000
HT1626
Block Diagram
OSCO OSCI CS RD WR DATA VDD VSS BZ BZ T o n e F re q u e n c y G e n e ra to r W a tc h d o g T im e r and T im e B a s e G e n e r a to r Con an T im C ir c tro l d in g u it COM0 L C D D r iv e r / B ia s C ir c u it CO M 15 SEG0 SEG 47 VLCD IR Q D is p la y R A M
Pin Assignment
SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG
100 99 98 97 96 9594 93 92 91 90 89 88 87 86 8584 83 82 81 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 4445 46 4748 49 50
30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 CS RD WR DATA NC NC VSS OSCI SCO VDD VLC D IR Q BZ BZ T1 T2 T3 T4 COM0 COM1 COM2 COM3 COM4 NC COM5 COM6 COM7 COM8 COM9 O M 10 O M 11 O M 12 O
80 79 78 77 76 75 74 73 72 71 70 69 68
HT1626 100 Q FP
67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51
C C C
SEG SEG SEG SEG SEG SEG NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC SEG SEG SEG SEG SEG SEG SEG
29 28 27 26 25 24
23 22 21 20 19 18 17
SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG COM COM COM 0 13 14 15 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
2
April 21, 2000
HT1626
Pad Assignment
SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG DATA
79
VSS
80
CS RD WR
78 77 76
47
75
46
74
45
73
44
72
43
71 70
42
41
69 68
40
39
67
38
66 65
37
36
64
35
63
34
62
33
61 60
32
31
59
30
58
29
57
28
56
27
55 54
26
25
53
24
52
OSCI OSCO
2
1
VDD
3 4 5 6
VLCD IR Q BZ
BZ
7
(0 , 0 )
8 9
T1 T2 T3 T4 COM0 COM1 COM2 COM3 COM4
10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51
COM5
* The IC substrate should be connected to VDD in the PCB layout artwork.
SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG COM COM COM COM COM COM COM COM COM COM 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 6 7 8 9 10 11 12 13 14 15
Chip size: 242 196 (mil)
2
3
April 21, 2000
HT1626
Pad Coordinates
Pad No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 X -115.68 -115.68 -113.69 -114.92 -115.68 -115.68 -115.68 -114.92 -114.92 -114.92 -114.92 -114.92 -114.92 -114.92 -114.92 -114.92 -114.92 -105.02 -98.39 -91.76 -85.13 -78.50 -71.87 -65.24 -58.61 -51.98 -45.35 -38.72 -32.09 -25.46 -18.83 -12.20 -5.57 1.06 7.69 14.32 20.95 27.58 34.21 40.84 Y 77.99 71.36 54.83 46.62 37.10 23.80 4.21 -6.29 -18.27 -24.91 -36.89 -43.52 -55.51 -62.13 -74.12 -80.75 -92.74 -92.74 -92.74 -92.74 -92.74 -92.74 -92.74 -92.74 -92.74 -92.74 -92.74 -92.74 -92.74 -92.74 -92.74 -92.74 -92.74 -92.74 -92.74 -92.74 -92.74 -92.74 -92.74 -92.74 Pad No. 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 X 47.47 54.10 60.73 67.36 73.99 80.62 87.25 93.88 100.51 107.14 113.77 114.88 108.25 101.62 94.99 88.36 81.73 75.10 68.47 61.84 55.21 48.58 41.95 35.32 28.69 22.06 15.43 8.80 2.17 -4.46 -11.09 -17.72 -24.35 -30.98 -37.61 -44.24 -50.87 -57.50 -68.04 -82.71 Unit: mil Y -92.74 -92.74 -92.74 -92.74 -92.74 -92.74 -92.74 -92.74 -92.74 -92.74 -92.74 92.74 92.74 92.74 92.74 92.74 92.74 92.74 92.74 92.74 92.74 92.74 92.74 92.74 92.74 92.74 92.74 92.74 92.74 92.74 92.74 92.74 92.74 92.74 92.74 92.74 92.74 92.74 92.74 91.97
4
April 21, 2000
HT1626
Pad Description
Pad No. Pad Name I/O Description The OSCI and OSCO pads are connected to a 32.768kHz crystal in order to generate a system clock. If the system clock comes from an external clock source, the external clock source should be connected to the OSCI pad. But if an on-chip RC oscillator is selected instead, the OSCI and OSCO pads can be left open. Positive power supply LCD operating voltage input pad. Time base or Watchdog Timer overflow flag, NMOS open drain output 2kHz or 4kHz tone frequency output pair Not connected LCD common outputs LCD segment outputs Chip selection input with pull-high resistor. When the CS is logic high, the data and command read from or write to the HT1626 are disabled. The serial interface circuit is also reset. But if the CS is at logic low level and is input to the CS pad, the data and command transmission between the host controller and the HT1626 are all enabled. READ clock input with pull-high resistor. Data in the RAM of the HT1626 are clocked out on the rising edge of the RD signal. The clocked out data will appear on the data line. The host controller can use the next falling edge to latch the clocked out data. WRITE clock input with pull-high resistor. Data on the DATA line are latched into the HT1626 on the rising edge of the WR signal. Negative power supply, Ground
1
OSCI
I
2 3 4 5 6, 7 8~11 12~27 28~75
OSCO VDD VLCD IRQ BZ, BZ T1~T4 COM0~COM15 SEG0~SEG47
O 3/4 I O O I O O
76
CS
I
77
RD
I
78 79 80
WR DATA VSS
I
I/O Serial data input/output with pull-high resistor 3/4
Absolute Maximum Ratings
Supply Voltage..............................-0.3V to 5.5V Input Voltage ................VSS-0.3V to VDD+0.3V Storage Temperature.................-50C to 125C Operating Temperature ..............-25C to 75C
Note: These are stress ratings only. Stresses exceeding the range specified under Absolute Maximum Ratings may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.
5
April 21, 2000
HT1626
D.C. Characteristics
Symbol VDD IDD1 IDD2 IDD11 IDD22 ISTB VIL VIH IOL1 IOH1 IOL1 IOH1 IOL2 IOH2 IOL3 IOH3 RPH Parameter Operating Voltage Operating Current Operating Current Operating Current Operating Current Standby Current Input Low Voltage Input High Voltage BZ, BZ, IRQ BZ, BZ DATA DATA LCD Common Sink Current LCD Common Source Current LCD Segment Sink Current LCD Segment Source Current Pull-high Resistor Test Conditions VDD 3/4 3V 5V 3V 5V 3V 5V 3V 5V 3V 5V 3V 5V 3V 5V 3V 5V 3V 5V 3V 5V 3V 5V 3V 5V 3V 5V 3V 5V 3V 5V 3V 5V Conditions 3/4 No load/LCD ON On-chip RC oscillator No load/LCD ON Crystal oscillator No load/LCD OFF On-chip RC oscillator No load/LCD OFF Crystal oscillator No load Power down mode DATA, WR, CS, RD DATA, WR, CS, RD VOL=0.3V VOL=0.5V VOH=2.7V VOH=4.5V VOL=0.3V VOL=0.5V VOH=2.7V VOH=4.5V VOL=0.3V VOL=0.5V VOH=2.7V VOH=4.5V VOL=0.3V VOL=0.5V VOH=2.7V VOH=4.5V DATA, WR, CS, RD Ta=25C Min. Typ. Max. Unit 2.7 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 0 0 2.4 4.0 0.9 1.7 -0.9 -1.7 0.9 1.7 -0.9 -1.7 80 180 -40 -90 50 120 -30 -70 100 50 3/4 155 260 150 250 8 20 3/4 3/4 1 2 3/4 3/4 3/4 3/4 1.8 3 -1.8 -3 1.8 3 -1.8 -3 160 360 -80 -180 100 240 -60 -140 200 100 5.2 310 420 310 420 30 60 20 35 12 24 0.6 1.0 3 5 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 300 150 V mA mA mA mA mA mA mA mA mA mA V V V V mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA kW kW
6
April 21, 2000
HT1626
A.C. Characteristics
Symbol fSYS1 Parameter System Clock Test Conditions VDD 3V 5V fSYS2 fLCD1 fLCD2 tCOM fCLK1 fCLK2 tCS System Clock LCD Frame Frequency LCD Frame Frequency LCD Common Period Serial Data Clock (WR Pin) Serial Data Clock (RD Pin) Serial Interface Reset Pulse Width (Figure 3) 3V 5V 3V 5V 3V 5V 3/4 3V 5V 3V 5V 3/4 3V 5V 3V 5V 3V 5V 3V 5V 3V 5V 3V 5V External clock source On-chip RC oscillator External clock source n: Number of COM Duty cycle 50% Duty cycle 50% CS Write mode Read mode Write mode Read mode 3/4 3/4 3/4 3/4 3/4 Conditions On-chip RC oscillator Ta=25C Min. Typ. Max. Unit 22 24 3/4 3/4 44 48 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3.34 6.67 1.67 3.34 3/4 3/4 3/4 3/4 3/4 32 32 32 32 64 64 64 64 n/fLCD 3/4 3/4 3/4 3/4 250 3/4 3/4 3/4 3/4 120 120 120 100 100 40 40 3/4 3/4 80 80 3/4 3/4 3/4 150 300 75 150 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 kHz kHz kHz kHz Hz Hz Hz Hz sec kHz kHz kHz kHz ns ms ms ns ns ns ns ns
tCLK
WR, RD Input Pulse Width (Figure 1)
tr, tf tsu th tsu1 th1
Rise/Fall Time Serial Data Clock Width (Figure 1) Setup Time for DATA to WR, RD Clock Width (Figure 2) Hold Time for DATA to WR, RD Clock Width (Figure 2) Setup Time for CS to WR, RD Clock Width (Figure 3) Hold Time for CS to WR, RD Clock Width (Figure 3)
7
April 21, 2000
HT1626
V A L ID D A T A V th
u DD
tf W R,RD C lo c k 90% 50% 10%
tr V tC
LK
DB
DD
50% ts
GND V
DD
tC
GND
LK
W R,RD C lo c k
50%
GND
Figure 1
tC
S
Figure 2
CS
50% ts
u1
V
DD
th
1
GND
V
DD
W R,RD C lo c k
50% F IR S T C lo c k
LAST C lo c k
GND
Figure 3
Functional Description
Display memory - RAM structure The static display RAM is organized into 1924 bits and stores the display data. The contents of the RAM are directly mapped to the contents of the LCD driver. Data in the RAM can be accessed by the READ, WRITE and READ-MODIFY-WRITE commands. The following is a mapping from the RAM to the LCD patterns.
CO M 15 SEG0 SEG1 SEG2 SEG3 7 11 15 8 12 A d d r e s s 8 B its (A 7 , A 6 , ...., A 0 ) CO M 14 CO M 13 CO M 12 3 4
Time base and Watchdog Timer - WDT The time base generator and WDT share the same divided (/256) counter. TIMER DIS/EN/CLR , WDT DIS/EN/CLR and IRQ EN/DIS are independent from each other. Once the WDT time-out occurs, the IRQ pin will remain at logic low level until the CLR WDT or the IRQ DIS command is issued.
COM3 COM2 COM1 COM0 0
SEG 47 D3 D2 D1 D0
191 Addr D a ta D3 D2 D1 D0
188 Addr D a ta
D a ta 4 B its (D 3 , D 2 , D 1 , D 0 )
RAM mapping
8 April 21, 2000
HT1626
T im e B a s e C lo c k S o u r c e /2 5 6 V CLR T im e r
DD
T IM E R E N /D IS W D T E N /D IS D CK R Q IR Q E N /D IS
IR Q
W DT /4
CLR
W DT
Timer and WDT configurations If an external clock is selected as the source of system frequency, the SYS DIS command turns out invalid and the power down mode fails to be carried out until the external clock source is removed. Buzzer tone output A simple tone generator is implemented in the HT1626. The tone generator can output a pair of differential driving signals on the BZ and BZ which are used to generate a single tone. Command format The HT1626 can be configured by the software setting. There are two mode commands to configure the HT1626 resource and to transfer the LCD display data. Name TONE OFF TONE 4K TONE 2K Command Code 0000-1000-X 010X-XXXX-X 0110-XXXX-X Turn-off tone output Turn-on tone output, tone frequency is 4kHz Turn-on tone output, tone frequency is 2kHz The following are the data mode ID and the command mode ID: Operation READ WRITE READ-MODIFY-WRITE COMMAND Mode Data Data Data ID 110 101 101
Command 1 0 0
If successive commands have been issued, the command mode ID can be omitted. While the system is operating in the non-successive command or the non-successive address data mode, the CS pin should be set to 1, and the previous operation mode will be reset also. The CS pin returns to 0, a new operation mode ID should be issued first. Function
9
April 21, 2000
HT1626
Timing Diagrams
READ mode (command code : 1 1 0)
CS
WR
RD
DATA
1 1
0
A7
A6
A5
A4
A3
A2
A1
A0
D0
D1
D2
D3 1
1
0
A7
A6
A5
A4
A3
A2
A1
A0
D0
D1
D2
D3
M e m o ry A d d re s s 1 (M A 1 )
D a ta (M A 1 )
M e m o ry A d d re s s 2 (M A 2 )
D a ta (M A 2 )
READ mode (successive address reading)
CS
WR
RD
DATA
1 1
0
A7
A6
A5
A4
A3
A2
A1
A0
D0
D1
D2
D3
D0
D1
D2
D3
D0
D1
D2
D3
D0
D1
D2
D3
D0
M e m o ry A d d re s s (M A )
D a ta (M A )
D a ta (M A + 1 )
D a ta (M A + 2 )
D a ta (M A + 3 )
10
April 21, 2000
HT1626
WRITE mode (command code : 1 0 1)
CS
WR
DATA
1 0
1
A7
A6
A5
A4
A3
A2
A1
A0
D0
D1
D2
D3 1
0
1
A7
A6
A5
A4
A3
A2
A1
A0
D0
D1
D2
D3
M e m o ry A d d re s s 1 (M A 1 )
D a ta (M A 1 )
M e m o ry A d d re s s 2 (M A 2 )
D a ta (M A 2 )
WRITE mode (successive address writing)
CS
WR
DATA
1 0
1
A7
A6
A5
A4
A3
A2
A1
A0
D0
D1
D2
D3
D0
D1
D2
D3
D0
D1
D2
D3
D0
D1
D2
D3
D0
M e m o ry A d d re s s (M A )
D a ta (M A )
D a ta (M A + 1 )
D a ta (M A + 2 )
D a ta (M A + 3 )
11
April 21, 2000
HT1626
READ-MODIFY-WRITE mode (command code : 1 0 1)
CS
WR
RD
DATA
1 0
1
A7
A6
A5
A4
A3
A2
A1
A0
D0
D1
D2
D3
D0
D1
D2
D3 1
0
1
A7
A6
A1
A0
D0
D1
D2
D3
M e m o ry A d d re s s 1 (M A 1 )
D a ta (M A 1 )
D a ta (M A 1 )
M e m o ry A d d re s s 2 (M A 2 )
D a ta (M A 2 )
READ-MODIFY-WRITE mode (successive address accessing)
CS
WR
RD
DATA
1 0
1
A7
A6
A5
A4
A3
A2
A1
A0
D0
D1
D2
D3
D0
D1
D2
D3
D0
D1
D2
D3
D0
D1
D2
D3
D0
D1
D2
D3
D0
M e m o ry A d d re s s (M A )
D a ta (M A )
D a ta (M A )
D a ta (M A + 1 )
D a ta (M A + 1 )
D a ta (M A + 2 )
12
April 21, 2000
HT1626
Command mode (command code : 1 0 0)
CS
WR
DATA
1 0
0
C8
C7
C6
C5
C4
C3
C2
C1
C0
C8 C o m m a n d ...
C7
C6
C5
C4
C3
C2
C1
C0 Com m and or D a ta M o d e
Com m and 1
Com m and i
Mode (data and command mode)
CS
WR
DATA Com m and or D a ta M o d e RD A d d re s s a n d D a ta Com m and or D a ta M o d e A d d re s s a n d D a ta Com m and or D a ta M o d e A d d re s s a n d D a ta
13
April 21, 2000
HT1626
Application Circuits
CS
*
mC
*R
RD WR DATA
VDD *V R VLCD
HT1626
BZ P ie z o BZ
IR Q OSCI C lo c k O u t E x te r n a l C lo c k 1 ( 3 2 k H z ) E x te r n a l C lo c k 2 ( 3 2 k H z ) O n - c h ip O S C 1 /5 B ia s , 1 /1 6 D u ty OSCO C O M 0 ~ C O M 15 SEG 0~SEG 47
LCD
C ry s ta l 32768H z
Panel
*Note: The connection of IRQ and RD pin can be selected depending on the requirement of the mC. The volatage applied to VLCD pin must be lower than VDD. Adjust VR to fit LCD display, at VDD=5V, VLCD=4V, VR=15kW20%. Adjust R (external pull-high resistance) to fit users time base clock.
14
April 21, 2000
HT1626
Instruction Set Summary
Name READ WRITE READMODIFYWRITE SYS DIS SYS EN LCD OFF LCD ON WDT DIS TIMER EN WDT EN ID Command Code D/C Function Read data from the RAM Write data to the RAM Read and Write data to the RAM Turn off both system oscillator and LCD bias generator Turn on system oscillator Turn off LCD display Turn on LCD display Disable time base output Enable time base output Enable WDT time-out flag output Turn off tone outputs Clear the contents of the time base generator Clear the contents of the WDT stage System clock source, on-chip RC Yes oscillator System clock source, external 32kHz clock source or crystal oscillator 32.768kHz Tone frequency output: 4kHz Tone frequency output: 2kHz Disable IRQ output Enable IRQ output Time base clock output: 1Hz The WDT time-out flag after: 4s Time base clock output: 2Hz The WDT time-out flag after: 2s Time base clock output: 4Hz The WDT time-out flag after: 1s Yes Yes Yes Disable WDT time-out flag output Yes Yes Yes Def. 1 1 0 A7A6A5A4A3A2A1A0D0D1D2D3 D 1 0 1 A7A6A5A4A3A2A1A0D0D1D2D3 D 1 0 1 A7A6A5A4A3A2A1A0D0D1D2D3 D 1 0 0 0000-0000-X 1 0 0 0000-0001-X 1 0 0 0000-0010-X 1 0 0 0000-0011-X 1 0 0 0000-0101-X 1 0 0 0000-0110-X 1 0 0 0000-0111-X C C C C C C C C C C C C C C C C C C C C
TIMER DIS 1 0 0 0000-0100-X
TONE OFF 1 0 0 0000-1000-X CLR TIMER 1 0 0 0000-1101-X CLR WDT RC 32K 1 0 0 0000-1111-X 1 0 0 0001-10XX-X
EXT (XTAL) 1 0 0 0001-11XX-X 32K TONE 4K TONE 2K IRQ DIS IRQ EN F1 F2 F4 1 0 0 010X-XXXX-X 1 0 0 0110-XXXX-X 1 0 0 100X-0XXX-X 1 0 0 100X-1XXX-X 1 0 0 101X-0000-X 1 0 0 101X-0001-X 1 0 0 101X-0010-X
15
April 21, 2000
HT1626
Name F8 F16 F32 F64 F128 TEST NORMAL ID Command Code D/C C C C C C C C Function Time base clock output: 8Hz The WDT time-out flag after: 1/2 s Time base clock output: 16Hz The WDT time-out flag after: 1/4 s Time base clock output: 32Hz The WDT time-out flag after: 1/8 s Time base clock output: 64Hz The WDT time-out flag after: 1/16 s Time base clock output: 128Hz Yes The WDT time-out flag after: 1/32 s Test mode, user dont use. Normal mode Yes Def.
1 0 0 101X-0011-X 1 0 0 101X-0100-X 1 0 0 101X-0101-X 1 0 0 101X-0110-X 1 0 0 101X-0111-X 1 0 0 1110-0000-X 1 0 0 1110-0011-X
Note: X : Dont care A7~A0 : RAM address D3~D0 : RAM data D/C : Data/Command mode Def. : Power on reset denault All the bold forms, namely 1 1 0, 1 0 1, and 1 0 0, are mode commands. Of these, 1 0 0 indicates the command mode ID. If successive commands have been issued, the command mode ID except for the first command will be omitted. The source of the tone frequency and of the time base/WDT clock frequency can be derived from an on-chip 32kHz RC oscillator, a 32.768kHz crystal oscillator, or an external 32kHz clock. Calculation of the frequency is based on the system frequency sources as stated above. It is recommended that the host controller should initialize the HT1626 after power on reset, for power on reset may fail, which in turn leads to the malfunctioning of the HT1626.
16
April 21, 2000
HT1626
Holtek Semiconductor Inc. (Headquarters) No.3 Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan, R.O.C. Tel: 886-3-563-1999 Fax: 886-3-563-1189 Holtek Semiconductor Inc. (Taipei Office) 5F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan, R.O.C. Tel: 886-2-2782-9635 Fax: 886-2-2782-9636 Fax: 886-2-2782-7128 (International sales hotline) Holtek Semiconductor (Hong Kong) Ltd. RM.711, Tower 2, Cheung Sha Wan Plaza, 833 Cheung Sha Wan Rd., Kowloon, Hong Kong Tel: 852-2-745-8288 Fax: 852-2-742-8657 Copyright a 2000 by HOLTEK SEMICONDUCTOR INC. The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.
17
April 21, 2000

▲Up To Search▲

Price & Availability of HT1626

	To Download HT1626 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .